내가 알고 싶은 것들

DE0 EVM으로 구현한 VGA 출력 영상 > 아래 게시물 참조하여 controller 설계 --> blog.daum.net/trts1004/12109436 1. 검정색에서 흰색으로 linear한 영상출력을 위한 방법을 검토하세요. 2. color bar 출력을 할 수 있는 방법을 검토하세요. 3. color bar가 좌->우, 우->좌 로 움직이며 출력할 수 있는 방법을..

Introduction This LCD controller is a VHDL component for use in CPLDs and FPGAs. The controller manages the initialization and data flow to HD44780 compatible 8-bit interface character LCD modules. It was primarily developed pursuant to the Lumex LCD General Information datasheet. This example VHDL component allows simple LCD integration into practically any programmable logic..

Overview This example is PCI Express in Qsys to show how easy to build PCI Express system in new Embedded system build tool, Qsys. User can build PCI Express system in a day without writing a lot of complicated connections. To use the supplied design example, you will need a Stratix IV GX development kit, an Arria II GX Development kit, or a Cyclone® IV development kit Cy..

Overview The purpose of this page is to provide a link to the user, where the user can download the Cyclone V Gen2 x4 AVMM DMA reference design with DDR3 controller to access external DDR3 on board memory. The design targets the Cyclone V GT PCIe DevKit. Features Fast and easy to develop high performance PCIe Gen2x4 hardware with AVMM DMA IP for ACDS revision 14.0 or later Com..

Overview The purpose of this page is to provide a link to the user, where the user can download the Cyclone V Gen2 x4 AVMM DMA reference design. Features Fast and easy to develop high performance PCIe Gen2x4 hardware with AVMM DMA IP for ACDS revision 16.0.2 or later Completed Quartus reference design is in the attached zipped file, which provides a pre-configured Qsys system ..

Overview The purpose of this page is to provide a link to the user, where the user can download the ArriaV Gen2x4 AVMM DMA reference design with DDR3 controller to access external DDR3 on board memory. The design targets the Altera Arria V Starter Kit. Features Fast and easy to develop high performance PCIe Gen2x4 hardware with AVMM DMA IP for ACDS revision 14.0 or later Compl..

Reference Design: Gen2x4 AVMM DMA - Arria VFrom Altera WikiJump to: navigation, search Overview The purpose of this page is to provide a link to the user, where the user can download the ArriaV PCIe Gen2 x4 AVMM DMA reference design. In this page, there are two reference designs are included, they target different hardware development board. One targets the Altera ArriaV Start..

Altera DE0 – Programming the Serial Configuration Chip (EPCS) DE0 has a special 4 kb serial EEPROM. It's name is epsc4 in Altera's documents. When the board is powered, if the programming switch is in Run position, fpga loads the configuration data stored in epcs. I don't want to see the test program every time I powered the board, so I decided to re-program epcs accordi..

곱할인자 명칭 기호 1 000 000 000 000 000 000 000 000 = 1024 1 000 000 000 000 000 000 000 = 1021 1 000 000 000 000 000 000 = 1018 1 000 000 000 000 000 = 1015 1 000 000 000 000 = 1012 1 000 000 000 = 109 1 000 000 = 106 1 000 = 103 100 = 102 10 = 101 0.1 = 10-1 0.01 = 10-2 0.001 = 10-3 0.000 001 = 10-6 0.000 000 001 = 10-9 0.000 000 000 001 = 10-12 0.000 000 000 000 00..

FPGA 설계 있어 RTL 코등을 효율적으로 하는 방법을 기술한 문서 03.효율적인_rtl_코딩하기.pdf 출처 : http://cafe.naver.com/woohyunabba